

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 05/17/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/710,662	07/27/2004	Jui-Tsen Huang	12336-US-PA	4661
31561 75	590 05/17/2006		EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			HARRISON, MONICA D	
7 FLOOR-1, N	O. 100 ROAD, SECTION 2		ART UNIT	PAPER NUMBER
TAIPEI, 100	-		2813	
TAIWAN				,

Please find below and/or attached an Office communication concerning this application or proceeding.

		_	9
	Application No.	Applicant(s)	
	10/710,662	HUANG, JUI-TSEN	
Office Action Summary	Examiner	Art Unit	<del></del>
	Monica D. Harrison	2813	
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with	the correspondence address -	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING [ - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statul Any reply received by the Office later than three months after the mailie earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICA .136(a). In no event, however, may a repl d will apply and will expire SIX (6) MONTH te, cause the application to become ABAN	TION. y be timely filed S from the mailing date of this communication DONED (35 U.S.C. § 133).	
Status			•
1) ⊠ Responsive to communication(s) filed on 04 I      2a) □ This action is FINAL. 2b) ⊠ This      3) □ Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal matter		s is
Disposition of Claims			
4) ☑ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.		
Application Papers			
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to by e drawing(s) be held in abeyance ction is required if the drawing(s)	e. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.12	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig  a) All b) Some * c) None of:  1. Certified copies of the priority documer  2. Certified copies of the priority documer  3. Copies of the certified copies of the priority application from the International Burea  * See the attached detailed Office action for a list	nts have been received. nts have been received in Appointy documents have been re au (PCT Rule 17.2(a)).	olication No ceived in this National Stage	
Attachment(s)			
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date</li> </ol>	<del>-</del>	Mail Date rmal Patent Application (PTO-152)	

Application/Control Number: 10/710,662 Page 2

Art Unit: 2813

#### **DETAILED ACTION**

1. Applicant's amendment filed 11/4/05 has been entered. Examiner acknowledges newly admitted claims 19 and 20 which have also been entered.

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-6, 8-14 and 16-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Abercrombie et al (5,798,568).

- 2. Regarding claim 1, Abercrombie et al discloses a stress relieving method for a wafer, comprising the steps of: providing a wafer (Figure 3, reference 11) with a dielectric layer thereon (Figure 3, reference 14), wherein the wafer is divided into a first area (Figure 3, reference 11) and a second area (Figure 3, references 12 and 13) such that at least no circuits are formed on the dielectric layer within the first area; forming a plurality of first openings in the dielectric layer within the first area (Figure 3, reference 14; column 2, lines 50-51); and forming a first material layer over the wafer (Figure 3, reference 15), wherein the upper surface of the first material layer has pits at locations over the first openings (Figure 3, references 31 and 32).
- 3. Regarding claim 2, Abercrombie et al discloses wherein the first area comprises a scribe line (column 1, lines 56-67 thru column 2, lines 1-18).
- 4. Regarding claim 3, Abercrombie et al discloses wherein the second area comprises a region for forming a die (Figure 3, references 12 and 13).

Application/Control Number: 10/710,662 Page 3

Art Unit: 2813

5. Regarding claim 4, Abercrombie et al discloses wherein the first area comprises a scribe line (column 1, lines 56-67 thru column 2, lines 1-18).

- 6. Regarding claim 5, Abercrombie et al discloses wherein the first area and the second area are both regions for forming a die (Figure 3, references 11-13).
- 7. Regarding claim 6, Abercrombie et al discloses wherein the step of forming first openings in the dielectric layer within the first area further comprises forming a plurality of second openings in the first dielectric layer within the second area at the same time and then depositing material into the second openings to form a plurality of second material layers (column 2, lines 50-51; Figure 3, reference 15).
- 8. Regarding claim 8, Abercrombie et al discloses wherein the first opening exposes a film layer underneath the dielectric layer (Figure 3, reference 14).
- 9. Regarding claim 9, Abercrombie et al discloses wherein the layer is fabricated from a dielectric material first material or a metal material (Figure 3, reference 15; column 2, lines 57-60).
- 10. Regarding claim 10, Abercrombie et al discloses a stress relieving method for a wafer, comprising the steps of: providing a wafer (Figure 3, reference 11) with a dielectric layer thereon (Figure 3, reference 14), wherein the wafer is divided into a first area (Figure 3, reference 11) and a second area such that no circuits are formed within the first area (Figure 3, references 12 and 13); forming a first material layer over the wafer (Figure 3, reference 15); and removing a portion of the first material layer within the first area to form a plurality of first openings (Figure 1, reference 16).

Application/Control Number: 10/710,662

Art Unit: 2813

11. Regarding claim 11, Abercrombie et al discloses wherein the first area comprises a scribe line (column 1, lines 56-67 thru column 2, lines 1-18).

Page 4

- 12. Regarding claim 12, Abercrombie et al discloses wherein the second area comprises a region for forming a die (Figure 3, references 12 and 13).
- 13. Regarding claim 13, Abercrombie et al discloses wherein the first area comprises a scribe line (column 1, lines 56-67 thru column 2, lines 1-18).
- 14. Regarding claim 14, Abercrombie et al discloses wherein the first area and the second area are both regions for forming a die (Figure 3, references 11-13).
- 15. Regarding claim 16, Abercrombie et al discloses wherein the first opening exposes the dielectric layer (Figure 3, reference 14).
- Regarding claim 17, Abercrombie et al discloses wherein before forming the second dielectric layer over the wafer (Figure 3, reference 20), further comprises: forming a plurality of second openings in the dielectric layer within the second area (Figure 3, references 31 and 32); and depositing material into the second openings to form a material layers (Figure 4, reference 40).
- 17. Regarding claim 18, Abercrombie et al discloses wherein the first material layer is fabricated from a dielectric material or a metal material (Figure 3, reference 15; column 2, lines 57-60).
- 18. Regarding claims 19 and 20 Abercrombie et al discloses wherein the first material layer is a high stress dielectric layer (Figure 3, reference 14; column 2, lines 43-51)

Application/Control Number: 10/710,662 Page 5

Art Unit: 2813

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 7 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Abercrombie et al (5,798,568) in view of Sugahara (5,401,683).

19. Abercrombie et al discloses all above claimed subject matter except wherein the first opening is not deep enough to expose the film layer beneath the dielectric layer (claims 7 and 15).

Sugahara discloses wherein the first opening is not deep enough to expose the film layer beneath the dielectric layer (Figure 3A, references 354, 356 and 358).

It is obvious, at the time the invention was made, for one having ordinary skill in the art, to modify Abercrombie et al with the teachings of Sugahara for the purpose of forming a multi-layered semiconductor substrate.

#### Response to Arguments

20. Applicant's arguments with respect to claims 1-18 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 10/710,662

Art Unit: 2813

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica D. Harrison whose telephone number is 571-272-1959. The examiner can normally be reached on M-F 7:00am-3:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr. can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Monica D. Harrison AU 2813

mdh May 14, 2006

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

Page 6